

FIG. 2




FIG. 3




FIG. 4

		41 /	42 /
BIT BLOCK FORMAT		HEADER 4BIT	DATA 24BIT
(1)SYNCHRONIZATION BIT BLOCK 44		SYNC [1000]	ALL ZERO [0000000000000000000000000]
(2)	COMMAND BIT BLOCK 45	COMMAND [1100]	COMMAND BITS 24BIT
(3)	DATA BIT BLOCK 46	DATA [1110]	DATA BITS 24BIT
(4)	WAIT BIT BLOCK 47	WAIT [1111]	UNDEFINED 24BIT




FIG. 6




FIG. 7





FIG. 8


4-BIT LATCH (n CLOCK) [A3, A2, A1, A0]	SELECTOR (n+1 CLOCK) [D3, D2, D1, D0]	CONTROL ID
[1, 0, 0, 0]	[A2, A1, A0, B3]	0
[0, 1, 0, 0]	[A1, A0, B3, B2]	1
[0, 0, 1, 0]	[AO, B3, B2, B1]	2
[0, 0, 0, 1]	[B3, B2, B1, B0]	3


FIG. 9

BIT BLOCK TYPE	COMPARISON PATTERN WITH SELECTOR OUTPUT [D3, D2, D1, D0]
SYNCHRONIZATION	[0, 0, 0, 1]
COMMAND	[0, 0, 1, 1]
DATA	[0, 1, 1, 1]
WAIT	[1, 1, 1, 1]

FIG. 10








12/19 JP919990237US1


	0 0 0 0 0	0000	1440	0000	0000	0000	11111
,	0 0 0	0	0000	0000	0000	0000	
	DATA 0 1 1 1	0000	0000	0000	0000	0000	WAI
	0 0 0 0	0000	0000	0000	0000	0000	1111
	0 0 0 0	0000	0000	0000	0000	0000	4CLOCK
14	0 0 0 0	0000	0000	0000	0000	00-1-	4C 0 0 0 X
FIG.	0 0 0 0	0000	0000	0110	0044		0 0 0 0
	0 0 0 0	0000	0110				0 0 0
	0 0 0 O	0110					0 0 0
	COMMAND 0 1 1 0 0				·		COMMAND 0 1 1 0 0
	INPUT	., b0] .OUTPUT	. A0] 2 OUTPUT	BOJ 3 OUTPUT	output	3 88 LATCH	k IAL UTPUT
	Sin SERIAL VIDEO INPUT	[b3, b2, b1, b0] CONVERTER 51 OUTPUT	[A3, A2, A1, A0] 4-BIT LATCH 52 OUTPUT	[83, 82 ,81, 80] 4-BIT LATCH·53 OUTPUT	[03, 02, 01, 00] SELECTOR 54 OUTPUT	- CONTROLLER 88 INCORPORATED LATCH OUTPUT	Cnt_Mask DIFFERENTIAL BUFFER 23 OUTPUT
·	SEH]	CONV	[A]	[B; 4-BIT		OONI -	





DATA5, 24BIT DATA4, 24BIT DATA3, 24BIT DATA4, 24BIT DATA2, 24BIT DATA3, 24BIT DATA3, 24BIT DATA2, 24BIT DATA1, 24BIT FIG. 16 DATA2, 24BIT DATA1, 24BIT DATAO, 24BIT 28CLOCKS LATCH 86 OUTPUT DATA1, 24BIT DATAO, 24BIT 56CLOCKS (2 X 7 X 4) LATCH 85 OUTPUT DATAO, 24BIT LATCH 82 OUTPUT SPin SP3 SPO SP1SP2


		FIG. 17	
Sin	DATA127 0 1 1 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	DATA127 0 1 1 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	0 0 0 0 0 0 0
DIFFERENTIAL BUFFER 23 OUTPUT	DATA125	DATA126	DATA127
LATCH 85 OUTPUT	DATA124	DATA125	DATA126
LATCH 86 OUTPUT	DATA123	DATA124	DATA125
SP124 (SPout)			
Cnt_Mask			
OIFFERENTIAL BUFFER 23 OUTPUT	DATA127 1[1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	DATA128 1111111XXX00000]11100000000000000000000	0000000



























JA9 - 99 - 2376/19




JA9 - 99 - 237 7/19

3	[83, 82, 81, 80]	[1 ,0 ,0 ,0]	
2	[A0, B3, B2, B1]	[0 '1 '0 '0]	
L	[A1, A0, B3, B2]	[0, 1, 0, 0]	
0	[A2, A1, A0, B3]	[0 '0 '0 '1]	
Control ID	Selector (n + 1 clock)	4 - bit latch (n clock)	


8 .gi7


[1, 1, 1, 1]	tisW
[1,1,1,0]	staO
[1,1,0,0]	Command
[1,0,0,0]	Synchronization
Comparison pattern with selector output [D3, D2, D1, D0]	Bit plock type

Fig. 9




Sync Command -Data





١..



JA9 - 99 - 237

13/19

4Clock buffer 23 output Differential

JA9 - 99 - 23714 / 19

